


001\_Block Diagram  
002\_System Setting  
003\_CPU\_DMI,PEG,eDP,DDI  
004\_CPU\_DDR4  
005\_CPU\_GND  
006\_CPU\_CFG,RSVD  
007\_  
008\_CPU\_PWR(1)  
009\_CPU\_PWR(2)  
010\_CPU\_POWER\_CAP  
011\_TBT\_Alpine-Ridge  
012\_TBT\_TP8659823Type C  
013\_TBT\_PWR  
014\_DIM\_DDR4 SO-DIMM A(0)  
015\_DIM\_DDR4 SO-DIMM B(0)  
016\_DIM\_DDR4 SO-DIMM A(1)  
017\_DIM\_DDR4 SO-DIMM B(1)  
018\_DIM\_CA/DQ Voltage  
020\_PCH\_HDA,SNB,SEQ,RTC,JTAG  
021\_PCH\_PCIE,SATA,USB2,MISC  
022\_PCH\_CLK,LPC,USB3  
023\_PCH\_LVDS,eDP,DP  
024\_PCH\_SPL,CNV  
025\_PCH\_GPIO  
026\_PCH\_POWER,GND(1)  
027\_PCH\_POWER,GND(2)  
028\_PCH\_SPI ROM,OTH  
029\_TEST\_POINT  
030\_KBC\_JT8225  
031\_KBC\_KB & TP  
032\_RST\_Reset Circuit  
033\_LAN\_RTL8111H-CG  
034\_LAN\_RJ45\_CON  
036\_MacroS\_N\_KEY\_JTE8291  
036\_AUD\_ALC295  
037\_AUD\_EXT Jack  
039\_AUD\_INT SPK  
040\_NGFF\_SSD\_PCIE\_CON  
041\_NGFF\_SSD\_PCIE\_CON\_3  
042\_CR\_GL3215  
043\_  
044\_BUQ\_LPC  
045\_eDP\_CON & Tobii IS4\_CON  
046\_  
047\_Display Port  
048\_HDMI  
049\_  
050\_FAN\_Thermal Sensor & Fan  
051\_HDD  
052\_USB3.0 Port  
053\_NGFF\_WLAN & BT & XBOX  
055\_USB3.0 Port  
056\_LED & Switch  
057\_DSO\_Discharge  
058\_Power Protect  
059\_EMI  
060\_DC & BAT IN  
063\_>>>Power Button\_IO\_BD  
064\_>>>LED\_IO\_BD  
065\_ME\_W2B conn. & NUT  
066\_  
067\_  
068\_  
069\_  
070\_GPU\_PCIE I/F  
071\_GPU\_POWER  
072\_GPU\_FRAME BUFFER  
073\_VRAM-CHANNEL A  
074\_VRAM-CHANNEL B  
075\_VRAM-CHANNEL C  
076\_VRAM-CHANNEL D  
077\_VRAM\_CAP  
  
080\_PW\_COFFEE LAKE (1)  
081\_PW\_COFFEE LAKE (2)  
082\_PW\_VCCIO  
083\_PW\_V1.0VSUS  
084\_PW\_V1.0VSUS  
086\_PW\_V1.2V/VTI+V2.5V  
087\_PW\_V3VADSW+VSUS  
088\_PW\_LOAD SWITCH  
089\_PW\_CHARGER  
090\_PW\_PROTECTION  
091\_PW\_VNVD0 (1)  
092\_PW\_VNVD0 (2)  
093\_PW\_VNVD05  
094\_PW\_VFBVDDQ  
096\_PW\_V12VS\_FAN  
097\_PW\_PEX\_VDD  
098\_PW\_IPC

100\_Power On Timing-AC mode  
101\_Power On Timing-DC mode

GA401IV/IU AMD+NVIDIA Block Diagram




Project Name: GA401 Rev: 0

System Setting\_R1.30

ASUTAK COMPUTER INC. Engineer: NE1 RD2 EE1

## RX Side

## TX Side





No Connect Filow 1788D34747\_VP6\_Processor Motherboard Design\_Guide

		Project Name <b>GA401</b>	Rev <b>R1.0</b>
Title : <b>AMD_CPU_DDR4</b>			
Size Custom	Dept.: <b>ASUSTek COMPUTER INC.</b>		Engineer: <b>NB1 RD EE</b>
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>4</b> of <b>104</b>	




CPU\_GND





Add R0741 @20190904A following VC



<Variant Name>

@20190624A

CLKREQ6\_GPU# --&gt; CLKREQ0\_GPU#

CLKREQ0\_SSD1# --&gt; CLKREQ4\_SSD1#

CLKREQ3\_SSD2# --&gt; CLKREQ5\_SSD2#

CLKREQ1\_WLAN# --&gt; CLKREQ6\_WLAN#

PCIE CLK P/N  
後端記得預留 0 ohm

GPU

LAN



SSD1

SSD2


WLAN

DGPU CLKReq#


For Optimus

CLKREQ6\_GPU# --> CLKREQ0\_GPU#  
@20190624A



\*\* Check Crystal RVL



WLAN\_SUS\_CLK Update




design guide pull high

Add T0803  
@20190910AAdd R0823 to +1.8VS (AMD comment)  
R0815 --> unmount  
@20190827AAdd T0801 & T0802 for UART debug  
@20190909A

\*Variant Name\*

## CPU\_Power




## CPU\_CAP

7pcs 220F /1pcs 1uF/1pcs 180pF  
@20190614E

+APU\_VDDCORE\_RUN


16pcs 220F /1pcs 180pF  
All BU(on bottom side under SOC)



+APU\_VDDSOC\_RUN

C1018,C1022,C1020 change to 22uF  
@20190614E

All BU(on bottom side under SOC)




Follow FP6 CRB  
@20190614E

C1083,C1082,C1067C1066C1065 change to unmount  
@20190614E

+1.2V PI 模擬後的修改 total 5 close to CPU

+1.2V +APU\_VDDIO\_SUS

9pcs 22uF /2pcs 1uF/1pcs 180pF  
All BU(on bottom side under SOC)



+1.2V +APU\_VDDIO\_SUS

ACROSS VDDIO AND VSS SPLIT

DECOUPLING BETWEEN PROCESSOR AND DIMMs


4pcs 0.22uF / 2pcs 180pF

All BU(on bottom side under SOC)

+1.2V +APU\_VDDIO\_SUS

RESERVED FOR DEBUG


Add @20190617E



+APU\_VDDCORE\_RUN

+VDDCORE\_VDD

TBD 4pcs 0.22uF / 2pcs 180pF



DECOUPLING BETWEEN PROCESSOR AND DIMMs ACROSS VDDIO AND VSS SPLIT


If the VSS plane is cut to create a VDDIO\_MEM\_S3 plane, ceramic capacitors with NPO or C0G dielectric are connected across the VDDIO\_MEM\_S3 and VSS plane split.

+VDDP change to +0.75VS  
@20190704D

+VDDP\_ALW

+0.75VSUS\_R


1pcs 22uF / 3pcs 1uF



+VDDP\_RUN

+0.75VS\_R

2pcs 22uF / 8pcs 1uF / 1pcs 180pF




+VDD 18 S5 change to +1.8VSUS  
@20190704D

Add @20190617D

+1.8V\_ALW

+1.8VSUS\_R


1pcs 22uF / 2pcs 1uF



+1.8V\_RUN

+1.8VS\_R

1pcs 22uF / 2pcs 1uF




1pcs 0.22uF / 1pcs 1uF

+VDDBT\_RTC

+3VA\_RTC

11G232210526360 (1uF/10V) change to 11G232210515320 (1uF/6.3V)  
C0902  
@20190705C




+VDD 18 change to +1.8VS  
@20190704D

+3.3V\_ALW

+3VSUS\_R


1pcs 22uF / 2pcs 1uF



+3.3V\_RUN


+3VS\_R

1pcs 22uF / 2pcs 1uF



不上件


N1,APC220F




# \*\*\* POWER



# \*\*\* SINGAL



# \*\* PWR DISTRIBUTION



# \*\* PARAMETER SETTING



# \*\* TP for Tuning



Table 4.1 - 4-Lane Control Pin Settings		
Setting Level	Connecting Condition	
0	Tie to GND	
R	Tie to GND	
F	Flatten (Leave open)	
1	Tie to VDD	

Table 4.3 - DC Gain Settings		
DGA Setting	Gain Level	
0	-2 dB	
R	-0.3 dB	
F	0.5 dB	
1	2 dB	

Table 4.4 - Output Swing Settings		
SWs Setting	Output Swing Level	
0	800 mV	
R	1200 mV	
F	1000 mV	
1	1100 mV	

# \*\* SubSystem Block Diagram






Table 1. Port Select Control Logic <sup>(1)</sup>		
PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL	
	SEL = L	SEL = H
A0p	B0p	C0p
A0n	B0n	C0n
A1p	B1p	C1p
A1n	B1n	C1n







Table 1. Port Select Control Logic <sup>(1)</sup>		
PORT A CHANNEL	PORT B OR PORT C CHANNEL CONNECTED TO PORT A CHANNEL	
	SEL = L	SEL = H
A0p	B0p	C0p
A0n	B0n	C0n
A1p	B1p	C1p
A1n	B1n	C1n




## \*\*\* POWER



## \*\*\* SINGAL

## \*\* USB 2.0 to APU




## \*\* EC Control




## \*\* PD Control MUX Flip Flop




## \*\* USB 3.0 Gen2 to Re-Driver




## \*\* USB 2.0 to APU




## \*\* USB3.0 ESD-Protection



## \*\* USB2.0 ESD-Protection




## TYPE-C Connector



## \*\* TI PD Controller

\*\* POL#:  
CC1 to Rd and /POL= Hi-Z  
CC2 to Rd and /POL= Low  
UFP Connected= Low ;  
Others Hi-Z

\*\* UFP#:  
UFP Connected= Low ;  
Others Hi-Z





\*\* Note  
1. Audio Accessory No Support.

SN1507044RVCR Type C Port	CC1	CC2	SN1507044RVCR Response				
			OUT	VCONN On CC1 or CC2	/POL	/UFP	/AUDIO
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	LOW	LOW	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	LOW	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

\*\* Setting Output Current= 3A

		<b>Title :</b> <b>DDR4_TERMINATION</b>	
<b>ASUSTeK COMPUTER INC.</b>		<b>Engineer:</b> <b>EE</b>	
Size	Project Name		Rev
<b>C</b>	<b>GA401</b>		<b>1.0</b>
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>13</b> of <b>104</b>	

		<b>Title :</b> <b>DDR4_ON-BOARD_A1</b>	
<b>ASUSTeK COMPUTER INC.</b>		<b>Engineer:</b> <b>EE</b>	
Size  <b>B</b>	Project Name  <b>GA401</b>		Rev  <b>1.0</b>
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>15</b> of <b>104</b>	

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

17

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

R1.0

Date:

Tuesday, February 11, 2020

Sheet

19

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:


Tuesday, February 11, 2020

Sheet

20



of

104



## AMD Design check

AGPIO13. If unused, enable internal pull down by software.



&lt;Variant Name&gt;



<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

22

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

23

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

24

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

25

of

104

<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

26

of

104

<Variant Name>

Title

<Title>

Size

B

Document Number

GA401

Rev

<RevCode>

Date:





Tuesday, February 11, 2020

Sheet

27



of

104



## SPI ROM

Add R2809 @20190902A



NKEY\_预留0 OHM对接

APU\_PU+3VS

EC\_PU+3VA

APU I2C3\_PU+3VSUS

DDR4 SO-DIMM\_对接

EC (SMB3)

Type-C PD

Slave charger

EC (SMB1)

Isolation

+3VS

EC (SMB3)  
M\_B\_SMB\_DAT

Isolation

+3VSUS  
SMB3\_CLK\_AMP

GPU sensor

VRAM sensor

CPU sensor

HDMI\_预留

Audio AMP



<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020


Sheet


29

of


104



		Project Name	GA401	Rev	R1.0
Title : LAN RTL8111GUX-CG					
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: EE				
B					
Date: Tuesday, February 11, 2020	Sheet		33	of	104


		Project Name		Rev
		GA401		1.0
Title : LAN_RJ45_CON				
Size	Dept.:		Engineer:	
B	ASUSTeK COMPUTER		NB1 RD2 EE1	
Date: Tuesday, February 11, 2020			Sheet	34 of 104

## \*\*\* POWER




**\*\*\* SINGAL**

\*\* Line to Codec [36]




\*\* Headset from Codec [36]




\*\* Control Pin from Codec [36]




\*\* Control Pin from APU [7]




## **\*\* Headset and Line**




## **\*\* Jack and MIC**



**\*\* TVS**




**\*\* A GND / GND**




**\*\* TVS**

## HP & MIC Connector

HP ESD Protect



## EXTERNAL MICROPHONE



[illegible]

U3\_U3TXDP1 change to USB0\_TXP @ 20190606A

Add @ 201906019C

[P1] USB3\_TXP  
[P1] USB3\_TXN  
[P1] USB3\_RXP  
[P1] USB3\_RXN

CS35 2 1 0.25uF@0.3V  
CS36 2 2 0.25uF@0.3V  
CS37 1 2 0.25uF@0.3V  
CS38 1 2 0.25uF@0.3V

1 ADI+  
2 ADI-  
5 BDI+  
6 BDI-  
GND

1.8VSSUS  
10k  
10k

9113-00000000  
PTN3000-1

CS34 1 0.1uF@0.3V  
GND

1.8VSSUS

[illegible]

### Close to Connector side

The schematic diagram illustrates the USB connector side of the PCB, showing four USB ports (1-4) and their internal components. Each port has a USB\_C\_R and USB\_C\_D signal pair. The diagram includes components like capacitors (C9823-C9826), resistors (R9281R1-R9281R4), inductors (L3807, L3808), and USB connectors (PC92801A, PC92801B).

- Port 1:** USB\_C\_R and USB\_C\_D signals are connected to C9823 (1 2) and C9824 (1 2). C9823 is connected to 0.1uF@5.2V and USB\_T\_TYF\_C. C9824 is connected to 0.1uF@5.2V and USB\_T\_TYD\_C. The signals are then connected to R9281R1 (1 2) and R9281R2 (1 2), which are connected to PC92801A (3 4) and PC92801B (3 4) respectively. Inductors L3807 and L3808 are connected to the signals.
- Port 2:** USB\_C\_R and USB\_C\_D signals are connected to C9825 (1 2) and C9826 (1 2). C9825 is connected to 0.1uF@5.2V and USB\_T\_TYF\_C. C9826 is connected to 0.1uF@5.2V and USB\_T\_TYD\_C. The signals are then connected to R9281R3 (1 2) and R9281R4 (1 2), which are connected to PC92801A (3 4) and PC92801B (3 4) respectively. Inductors L3807 and L3808 are connected to the signals.
- Port 3:** USB\_C\_R and USB\_C\_D signals are connected to C9823 (1 2) and C9824 (1 2). C9823 is connected to 0.1uF@5.2V and USB\_T\_TYF\_C. C9824 is connected to 0.1uF@5.2V and USB\_T\_TYD\_C. The signals are then connected to R9281R1 (1 2) and R9281R2 (1 2), which are connected to PC92801A (3 4) and PC92801B (3 4) respectively. Inductors L3807 and L3808 are connected to the signals.
- Port 4:** USB\_C\_R and USB\_C\_D signals are connected to C9825 (1 2) and C9826 (1 2). C9825 is connected to 0.1uF@5.2V and USB\_T\_TYF\_C. C9826 is connected to 0.1uF@5.2V and USB\_T\_TYD\_C. The signals are then connected to R9281R3 (1 2) and R9281R4 (1 2), which are connected to PC92801A (3 4) and PC92801B (3 4) respectively. Inductors L3807 and L3808 are connected to the signals.

The image contains two identical circuit diagrams, one for USB1 and one for USB2. Each diagram shows a USB symbol with pins 1, 2, 3, and 4. Pin 4 is connected to a 5V supply (labeled +5V\_USB1\_5V\_COM or +5V\_USB2\_5V\_COM) through a 1k resistor. Pin 3 is connected to a 100k resistor, which is then connected to a 5V supply (labeled +5V\_USB1\_5V\_COM or +5V\_USB2\_5V\_COM). Pin 2 is connected to ground (GND). Pin 1 is connected to a 5V supply (labeled +5V\_USB1\_5V\_COM or +5V\_USB2\_5V\_COM) through a 1k resistor. The USB symbol is labeled 'USB Port1' or 'USB Port2'.

**USB Port0**


**USB Port1**

**ESD PROTECTION**

1st Source: P/N:07024-01360000 ESD PROTECTION AZ5865-018


```

[0901]
02027,02023,02034,02020
02030,02027,02039,02030
END ChargePwr USB0-1 Gen2)
  
```




	USB1		USB2		USB0	
	USB1_C1	USB1_C2	USB2_C1	USB2_C2	USB0_C1	USB0_C2
PULL HIGH	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout
OPEN MEDIUM						
PULL LOW	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout	DNI: unmout


CPU 到 USB-redriver 長度: 11 Inch -> 建議先使用Medium (若是fail 再改Low)  
Vendor layout 建議: 每一段等長要5mil 以內; 建議穿層僅能換2次;






# \*\*\* POWER



# \*\*\* SINGAL



# \*\* PWR DISTRIBUTION



I2C Address Table		
	ADR_AMP (SPK)	Address 8bit
Main (N.C.)	Open	0x9A
Second	Short	0x98





Project Name

**GA401**

Rev

1.0

**Title :** **NGFF\_SSD\_PCIE\_CON**

Size

Custom

**Dept.:** **ASUSTeK COMPUTER**

**Engineer:** **NB1 RD2 EE1**

Date: **Tuesday, February 11, 2020**

Sheet

**40**


of

**104**

< KEY-M NGFF\_SSD\_PCH >


Follow GX502\_1002\_2330

1nd NGFF PCIE x2





Chen Design

<Variant Name>

		<b>Title :</b> XDD_HDD & ODD CON	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size A	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 42 of 104	

HDMI Switch



<Core Design>

# \*\*\* POWER



# \*\*\* SINGAL







## \*\* HDMI Signal Output From APU [6]




## \*\* I2C Signal From EC and APU [28]





## \*\* I2C Signal From EC and APU [28]



## \*\* HDMI LDO 1.1VS




## \*\* HDMI Active-Level Shift




## \*\* From EC and APU [28]




## \*\* TVS




## \*\* HDMI PWR\_+5VS\_HDMI



## \*\* HDMI Receptacle



## \*\* HDMI EMI





Project Name

**GA401**

Rev

1.0

**Title :**     **ANT**

Size

**C**


**Dept.:**     **ASUSTeK COMPUTER**

**Engineer:**     **EE**



Date: **Tuesday, February 11, 2020**

Sheet           **49**           of           **104**

**Pin function Supply voltage.:** 1.62 V to 3.6 V



Near GPU  
SMBUS addr=10010010 (92)











**\*\* Check FAN CONN Define!!!!!!**









<Variant Name>

Title

<Title>

Size

A

Document Number

GA401

Rev

<RevCode>

Date:

Tuesday, February 11, 2020

Sheet

54



of

104



		<b>Title :</b> <b>IO Con. to MB</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b> <b>EE</b>	
Size <b>A</b>	Project Name <b>GA401</b>		Rev <b>1.0</b>
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>55</b> of <b>104</b>	

**\*\*\* POWER**


\*\*\* SINGAL



## PCIE SSD LED




PWR BUTTON LED



CAPS LOCK LED  
@20181015C




## Matrix LED CONN.




**\*\* Add C5607 and Trace Connection@070919A**

Pin	Pin define
1	+5VCC
2	+5VCC
3	+3.3VCC
4	USB/D+
5	USB/D-
6	GND
7	GND
8	GND

## MB\_PWR BUTTON CON.\_10pin




## USB2.0 ESD-Protection



**NOTE:**  
**1. PERKEY CHIP PWR ADD !!!!**














<Variant Name>


		<b>Title :</b> <b>NGFF SSD(MAXIM)</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b> <b>Wendell_Lo</b>	
Size	Project Name		Rev
D	<b>GA401</b>		1.0
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>63</b> of <b>104</b>	










<Core Design>


		<b>Title :</b>	
<b>ASUSTeK COMPUTER</b>		<b>Engineer:</b>	<b>EE</b>
Size	Project Name		Rev
<b>A</b>	<b>GA401</b>		<b>1.0</b>
Date: <b>Tuesday, February 11, 2020</b>		Sheet <b>66</b> of <b>104</b>	

		<b>Title :</b> I/O board FUNC key	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  B	Project Name  GA401		Rev  1.0
Date: Tuesday, February 11, 2020		Sheet 67 of 104	

		<b>Title :</b> OTH_for test only	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GA401		Rev  1.0
Date: Tuesday, February 11, 2020		Sheet 68 of 104	

		Title : OTH_EMI	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 69 of 104	

Follow FPS MPDG  
Follow GX502 預留1.2V pull-H  
@20181005H



iCore Design	
	Title : EGR4_ON-BOARD_A1
ASUSTek COMPUTER INC.	Engineer: EE
Date	Rev
E	1.0
GA401	

## \*\*\* POWER



## \*\*\* SINGAL


[72] FBA\_D0[1..8]

[72] FBA\_CMD[3..8]

40 Ohm NET

FBA Partition 31..0

## Integrated VREF reference




## \*\*\* SINGAL


[72] FBA\_D0[3..32]

40 Ohm NET

FBA Partition 64..32



MEM\_VPP



MEM\_VPP

Table 4. N18P-G62/G61 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V	Micron	MT61K256M32JE-14A	A-die	0x1	14 Gbps	Yes, TBD <sup>2</sup>	Full	Production candidate
			Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	Yes, TBD <sup>2</sup>	Full	Production candidate

## Notes:

- For N18P-G62/G61, the maximum allowable memory case temperature is 95 °C.
- Requires Production GDDR6 with a specific date code restriction. Exact date code is currently TBD.



# SODIMM SCHB-DIMMO TOP H4.0mm STD (J1601)





Table 4-24. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 $\mu$ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 $\mu$ F (0402)	
		1 placeholder	1x 330 $\mu$ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 $\mu$ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 $\mu$ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 $\mu$ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 $\mu$ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 $\mu$ F (0402)	
		Place close to DIMM	2x 2.2 $\mu$ F (0402)	

DDR4 - 2666MHz (8G)  
1st : Hynix - 03A08-00051400  
2nd : Samsung - 03A08-00051300  
DDR4 - 2666MHz (16G)  
1st : Hynix - 03A08-00061400  
2nd : Samsung - 03A08-00061500



<Variant Name>

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Tuesday, February 11, 2020

Sheet

75

of

103

<Variant Name>

Title

<Title>

Size

A1

Document Number

G512LI

Rev

R1.0

Date:

Tuesday, February 11, 2020


Sheet

76

of

103

Change to 39 OHM  
@20181009P  
Change to 0201  
@20181015F



#### 5.4.3.1.2 DDR4 x8 DRAM Down Layout Guidelines—ADD/CMD/CTL

Figure 53 shows the ADD/CMD/CTL routing model for a single-rank x8 configuration. For SDP DRx8 configuration install Rank 1 DRAMs on opposite side of board and mirror the layout of Rank 0. All signals routed reference either the VSS plane or the VDDIO\_MEM\_§3 plane.





Figure 53. ADD/CMD/CTL Routing Model (DDR4 x8 DRAM Down)

The termination component values for ADD/CMD/CTL are listed in Table 35.

Table 35. Component Table—DDR4 x8 ADD/CMD/CTL Termination




Ref	Value	Tolerance	Package	Comment
R <sub>TT</sub>	39Ω	5%	0402	ADD/CMD/CTL termination to VTT

Change to 0.1uF  
20181009N




Clock Pull up power change from +0.6V to +1.2V (CFL PDG) 20820601


10uF\*4  
1uF\*16



<Core Design>




Add @20190528



VCC => +3VS system power / LDC  
VSTRM=>+3VA\_EC  
+3VACC=>+3VA\_EC  
+3VAPL=>+3VA\_EC0906

Add FAN\_V\_Switch @20181218C




AMD SPI\_CLK  
M.B\_SMB\_CLK change to SMB3\_CLK  
@20190520A


SPI\_CLK 10k change to 10 OHM @20181029G




C3015 Change to mount @20181219B



C3016 Change to mount @20181219B



Follow FP6 CRB PN



Add GP61 @20190725C

Add U3002 (High speed switch) @20190904A





Table 1. TMUX1101 Truth table


SEL	SWITCH STATE
0	OFF (Hi-Z)
1	ON

Table 2. TMUX1102 Truth table

SEL	SWITCH STATE
0	ON
1	OFF (Hi-Z)



Add @20190702A (From GX502)




\*\* Differ with CRB(Lat) @00258.13

## \*\* NOTE


1. BT\_UART\_WAKE\_R Should connect to EC
2. WLAN\_RST#\_EC Should connect to EC

Change PWR\_LED# to PWR\_LED  
CHG\_LED# 0 to CHG\_LED#  
CHG\_LED# W to CHG\_FULL\_LED#  
@20181017E

Change netname and urmount  
@20181017E




for load code Del LVB\_ON\_EC NET 0910



Add Pull-2 @20181023R

Remove R3055 @070919A




\*\* Remove R3056, R3057


## Keyboard Connector

\*\* Mirror with Pin Define


12018-00620100




EMI Reserve  
如要上件請確認容值 (選擇Pico等級)



D3110 ESD Diode  
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G  
2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




Add @20181219B (EMI request)



\*\* ADD TP PIN DEFINE @070319A



Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	VCC	VCC	VCC, 3.3V +/-5%. Power ripple: 100 mVpp max. Power sequence: See section 4.6.
2	WAKE	O	Just pin reserved in the connector for system wake-up
3	PS2_CLK (Just pin reserved)		Not connected (Just reserve pin in the connector)
4	PS2_DATA (Just pin reserved)		Not connected (Just reserve pin in the connector)
5	GND	GND	Ground
6	I <sup>2</sup> C_SDA	I/O	I <sup>2</sup> C data.
7	I <sup>2</sup> C_SCL	I/O	I <sup>2</sup> C clock
8	/INT	O	Indicates touchpad likes to send data to system (host)



12018-00215400






For EMI

20170411 ashton modify





&lt;Variant Name&gt;

<b>ASUS</b>		<b>Title :</b> KBC_KB & TP	
ASUSTek COMPUTER		<b>Engineer:</b> EE	
Size B	Project Name GA401	Date: Tuesday, February 11, 2020	Rev R1.0
Sheet 31	of 104		



IT8299E

LB BL (PER KEY)  
\*\* Follow G531GW PerKey






Change DSW to SUS  
@20181009

Change DSW to SUS  
@20181009

\*\* Add PerKey Use@070219A

\*\* Add PerKey Use@070419A



\*\* Add PerKey Use@070219A



\*\* Add PerKey Use@070219A WALLY  
KB RGB Per Key LED


KB WHITE LED

\*\* Add PerKey Use@070219A




\*\*\* POWER

\*\*\* SINGAL




# \*\*\* POWER



# \*\*\* SINGAL

## \*\*\* PCH Control




## \*\*\* EC Control




## \*\*\* Jack Control




## \*\*\* To EXT. Amp.




## \*\*\* Headset Connection




## \*\* PWR DISTRIBUTION (ANALOG)




## \*\* PWR DISTRIBUTION (DIGITAL)




## \*\* Codec



## \*\* EXT. AMP Connection






## \*\* Tweeter AMP CONN.



<Core Design>







BIOS Flash Memory (U1)

BIOS Flash Memory (U2)

BIOS Flash Memory (U3)

BIOS Flash Memory (U4)

BIOS Flash Memory (U5)

BIOS Flash Memory (U6)

BIOS Flash Memory (U7)

BIOS Flash Memory (U8)

BIOS Flash Memory (U9)

BIOS Flash Memory (U10)

BIOS Flash Memory (U11)

BIOS Flash Memory (U12)

BIOS Flash Memory (U13)

BIOS Flash Memory (U14)

BIOS Flash Memory (U15)

BIOS Flash Memory (U16)

BIOS Flash Memory (U17)

BIOS Flash Memory (U18)

BIOS Flash Memory (U19)

BIOS Flash Memory (U20)

BIOS Flash Memory (U21)

BIOS Flash Memory (U22)

BIOS Flash Memory (U23)

BIOS Flash Memory (U24)

BIOS Flash Memory (U25)

BIOS Flash Memory (U26)

BIOS Flash Memory (U27)

BIOS Flash Memory (U28)

BIOS Flash Memory (U29)

BIOS Flash Memory (U30)

BIOS Flash Memory (U31)

BIOS Flash Memory (U32)

BIOS Flash Memory (U33)

BIOS Flash Memory (U34)

BIOS Flash Memory (U35)

BIOS Flash Memory (U36)

BIOS Flash Memory (U37)

BIOS Flash Memory (U38)

BIOS Flash Memory (U39)

BIOS Flash Memory (U40)

BIOS Flash Memory (U41)

BIOS Flash Memory (U42)

BIOS Flash Memory (U43)

BIOS Flash Memory (U44)

BIOS Flash Memory (U45)

BIOS Flash Memory (U46)

BIOS Flash Memory (U47)

BIOS Flash Memory (U48)

BIOS Flash Memory (U49)

BIOS Flash Memory (U50)

BIOS Flash Memory (U51)

BIOS Flash Memory (U52)

BIOS Flash Memory (U53)

BIOS Flash Memory (U54)

BIOS Flash Memory (U55)

BIOS Flash Memory (U56)

BIOS Flash Memory (U57)

BIOS Flash Memory (U58)

BIOS Flash Memory (U59)

BIOS Flash Memory (U60)

BIOS Flash Memory (U61)

BIOS Flash Memory (U62)

BIOS Flash Memory (U63)

BIOS Flash Memory (U64)

BIOS Flash Memory (U65)

BIOS Flash Memory (U66)

BIOS Flash Memory (U67)

BIOS Flash Memory (U68)

BIOS Flash Memory (U69)

BIOS Flash Memory (U70)

BIOS Flash Memory (U71)

BIOS Flash Memory (U72)

BIOS Flash Memory (U73)

BIOS Flash Memory (U74)

BIOS Flash Memory (U75)

BIOS Flash Memory (U76)

BIOS Flash Memory (U77)

BIOS Flash Memory (U78)

BIOS Flash Memory (U79)

BIOS Flash Memory (U80)

BIOS Flash Memory (U81)

BIOS Flash Memory (U82)

BIOS Flash Memory (U83)

BIOS Flash Memory (U84)





**\*\* P.87**

+SVSUS ○ ———— +SVSUS

**\*\* P.88**

+SVSUS ○ ———— +SVSUS

**\*\* P.47**

+SVSUS\_MUX ○ ———— +SVSUS\_MUX

**\*\* P.88**

+SVS ○ ———— +SVS

**Control to MUX**

100_F1	100B_FLP	100B_FLP
100_F2	100B_FPD	100B_FPD
100_F3	100B_C7L2	100B_C7L2
100_F4	100B_C7L1	100B_C7L1

**EC Control**

100_E1	CODE_WRITE_P_CTLN	CODE_WRITE_P_CTLN
100_E2	SENSE_CLK	SENSE_CLK



**PCH Control and to MUX**

100_P1	F0_HREF	F0_HREF
100_P2	SENSE_CLK	SENSE_CLK



**Slave Charger Control**

100_SC1	SC_DET_BCL	SC_DET_BCL
100_SC2	SC_DET_SDA	SC_DET_SDA
100_SC3	SC_DET_SDA	SC_DET_SDA


ack with IP for Power Supply path?



USB3 change to USB4 @20190628B



**I2C ROM**      **\*\* Add I2C address (0xA0)!!!**



Div = $R_{div} / (R_{div} + R_{debt}^{*})$		Without using $R_{div}$ or $R_{debt}$	A2CR's decided value
MIN	MAX		
0.0229	0.0722	N/A	1
0.1423	0.1423	N/A	2
0.1425	0.2572	N/A	3
0.2373	0.3671	N/A	4
0.3672	0.7364	Yes to LDO, FV5	5
0.7365	0.9080	N/A	6
0.9081	1.0	Yes to LDO, FV6	7

Table 7. Device Configuration using ADCIN1 and ADCIN2


ACQIRI decoded version	ACQIRI decoded version	FC address	Device Binary Configuration
1	2	#1	AlwaysOnACQIRI: The device always enables the SPI path regardless of the amount of calling the attached source interface. USB SPI is disabled and configuration is locked.
2	5	#2	
3	6	#3	
4	7	#4	OnSleepReq, 324H: The device only enables the SPI path if the attached source interface is either a max 1.0A USB PD is disabled and configuration is locked.
5	8	#5	
6	9	#6	OnSleepReq, 324H: The device only enables the SPI path if the attached source interface is either a max 1.0A USB PD is disabled and configuration is locked.
7	10	#7	
8	11	#8	OnSleepReq, 324H: The device only enables the SPI path. USB PD is disabled and configuration is locked. Note that the configuration must point to the device into a success-only mode.
9	12	#9	
10	13	#10	
11	14	#11	
12	15	#12	
13	16	#13	
14	17	#14	
15	18	#15	
16	19	#16	
17	20	#17	
18	21	#18	
19	22	#19	
20	23	#20	
21	24	#21	
22	25	#22	
23	26	#23	
24	27	#24	
25	28	#25	
26	29	#26	
27	30	#27	
28	31	#28	
29	32	#29	
30	33	#30	
31	34	#31	
32	35	#32	
33	36	#33	
34	37	#34	
35	38	#35	
36	39	#36	
37	40	#37	
38	41	#38	
39	42	#39	
40	43	#40	
41	44	#41	
42	45	#42	
43	46	#43	
44	47	#44	
45	48	#45	
46	49	#46	
47	50	#47	
48	51	#48	
49	52	#49	
50	53	#50	
51	54	#51	
52	55	#52	
53	56	#53	
54	57	#54	
55	58	#55	
56	59	#56	
57	60	#57	
58	61	#58	
59	62	#59	
60	63	#60	
61	64	#61	
62	65	#62	
63	66	#63	
64	67	#64	
65	68	#65	
66	69	#66	
67	70	#67	
68	71	#68	
69	72	#69	
70	73	#70	
71	74	#71	
72	75	#72	
73	76	#73	
74	77	#74	
75	78	#75	
76	79	#76	
77	80	#77	
78	81	#78	
79	82	#79	
80	83	#80	
81	84	#81	
82	85	#82	
83	86	#83	
84	87	#84	
85	88	#85	
86	89	#86	
87	90	#87	
88	91	#88	
89	92	#89	
90	93	#90	
91	94	#91	
92	95	#92	
93	96	#93	
94	97	#94	
95	98	#95	
96	99	#96	
97	100	#97	
98	101	#98	
99	102	#99	
100	103	#100	
101	104	#101	
102	105	#102	
103	106	#103	
104	107	#104	
105	108	#105	
106	109	#106	
107	110	#107	
108	111	#108	
109	112	#109	
110	113	#110	
111	114	#111	
112	115	#112	
113	116	#113	
114	117	#114	
115	118	#115	
116	119	#116	
117	120	#117	
118	121	#118	
119	122	#119	
120	123	#120	
121	124	#121	
122	125	#122	
123	126	#123	
124	127	#124	



PC address index (decoded from ADDR01 and ADDR02) <sup>1)</sup>	Port	Slave Address								Available During BOOT
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
21	A	0	1	0	0	0	0	0	R/W	Yes
42	A	0	1	0	0	0	0	1	R/W	Yes
23	A	0	1	0	0	0	1	0	R/W	Yes
44	A	0	1	0	0	0	1	1	R/W	Yes

Table 3. Decoding of ADCIN1 and ADCIN2 pins.


DIV = $R_{\text{COUNT}} / (R_{\text{REF}} \cdot R_{\text{COUNT}})^{(1)}$		Without using $R_{\text{REF}}$ or $R_{\text{COUNT}}$	ADCINx decoded value
MIN	MAX		
0	0.0020	tie to GND	0

		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev R1.2
Date: Tuesday, February 11, 2020		Sheet 82 of 104	


## \*\*\* POWER

\*\* To Type C (B142)  
\*\* (B147)


## \*\*\* SINGAL



## USB EMI-Protection



## USB3.0 ESD-Protection




NOTE 8. PIN ASSIGNMENT (FRONT VIEW)

Pin No.	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
	GND	TX1+	TX1-	VBUS	CC1	D+	D-	SBU1	VBUS	RX2-	RX2+	GND
Pin No.	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
	GND	RX1+	RX1-	VBUS	SBU2	D+	D-	CC2	VBUS	TX2-	TX2+	GND


NOTE 9. LASER WELD POINTS MAY BE DISCOLORED.

## TYPE-C Connector




\*\* APU Connection [21]

\*\* From GPU [79]



HPD\_IFPC change to HPD\_IFPE @201906288

## \*\*\* GPIO Setting and OD Pull High



Change to I2C mode @20190909A

Table 2. GPIO Configuration Control


CTL1 PIN	CTL0 PIN	FLIP PIN	TUSB1046-DCI CONFIGURATION	VESA DisplayPort ALT MODE DFP_D CONFIGURATION
L	L	L	Power Down	—
L	L	H	Power Down	—
L	H	L	One Port USB 3.1 - No Flip	—
L	H	H	One Port USB 3.1 – With Flip	—
H	L	L	4 Lane DP - No Flip	C and E
H	L	H	4 Lane DP – With Flip	C and E
H	H	L	One Port USB 3.1 + 2 Lane DP- No Flip	D and F
H	H	H	One Port USB 3.1 + 2 Lane DP- With Flip	D and F

ILMT for OCP Table

ILMT State	OCP
0	4A
Floating	6A
1	8A

PT830\* 請放置 PU8301旁;並請放置Trace上!

P\_OP75VSUS\_LX\_30










ILMT for OCP




ILMT State	OCP
0	4A
Floating	6A
1	8A

PT850\* 請放置 PU8501旁;並請放置Trace 上!







+1.2V / +VTT / +2.5V[For Memory]






\*\* Remove or not ?? Check with PWR






Adaptor select  
total power = 90% ADP




Adaptor select			
		6.75V Series	8.80V Series
FRS8901		10m	5m
FRS936			
1.0V 00000000000000000000	0.4V	30W	120W
0.5V 00000000000000000000	0.8V	40W	150W
5.6V 00000000000000000000	1.2V	45W	180W
93.1k 00000000000000000000	1.6V	65W	230W
1.5kV 00000000000000000000	2.0V	75W	300W
2.7kV 00000000000000000000	2.4V	90W	330W
0.00000000000000000000	0.00V	0.00W	0.00W

## HW Throttle



```
AC limit = 100% ADP
Bat limit = byte 7 x 1.7
```



**POP window**




請放靠近PU9101




DVS Setting		
MEM_VDD_CTL	R	L
Voltage	1.25V	1.2V
P09404	10KOhm	
P09499	16.9KOhm	
P09423	140KOhm	


FBVDDQ PR4995 Setting			
GM401IV	1.20V	1580hm	100212150214030
GM401IU	1.25V	16. 880hm	100212160214030
GM401II	1.25V	16. 880hm	100212160214030
GM401IH	1.20V	16. 880hm 14080hm	100212160214030 10102-00050000




T940\* 請放置 PU9401旁:並請放置Trace 上!

		Title : OTH_for test only	
ASUSTeK COMPUTER		Engineer: EE	
Size A	Project Name GA401		Rev R1.2
Date: Tuesday, February 11, 2020		Sheet 95 of 104	

# +12VS\_FAN [For FAN]




<Variant Name>

		Project Name	Rev
		Project Name	R1.0
Title : PW_+12VS_FAN			
Size A4	Dept.: NB Power team	Engineer: Power RD	
Date: Tuesday, February 11, 2020	Sheet	96	of 104



請和e確認e端是否有接對應線路, pull high




N18E

150W+			115W ~ 130W			100W ~ 110W			75W ~ 90W			75W-		
	UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)		PR9801	250k(100212200014010)		PR9801	200k(100212200014010)		PR9801	200k(100212200014010)		PR9801	200k(100212200014010)	
PR9817	357k(100212357014010)	475k(100212475014010)	PR9817	215k(10102-00571000)	287k(100212287014010)	PR9817	215k(10102-00571000)	287k(100212287014010)	PR9817	215k(10102-00571000)	287k(100212287014010)	PR9817	215k(10102-00571000)	287k(100212287014010)
PR9822	100k(100212100014010)		PR9822	200k(100212200014010)		PR9822	200k(100212200014010)		PR9822	200k(100212200014010)		PR9822	200k(100212200014010)	
PR9814	327k(100212127014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)
PR9805	75k(100212750214010)		PR9805	33k(100212330214010)		PR9805	33k(100212330214010)		PR9805	33k(100212330214010)		PR9805	33k(100212330214010)	
PR9806	487k(100212487014010)	649k(100212649014010)	PR9806	431k(10102-00581000)		PR9806	431k(10102-00581000)		PR9806	431k(10102-00581000)		PR9806	431k(10102-00581000)	
PR9807	75k(100212750214010)		PR9807	33k(100212330214010)		PR9807	33k(100212330214010)		PR9807	33k(100212330214010)		PR9807	33k(100212330214010)	
PR9808	487k(100212487014010)	649k(100212649014010)	PR9808	431k(10102-00581000)		PR9808	431k(10102-00581000)		PR9808	431k(10102-00581000)		PR9808	431k(10102-00581000)	
PR9811	243k(100212324314010)	243k(100212243314010)	PR9811	324k(100212324314010)		PR9811	324k(100212324314010)		PR9811	324k(100212324314010)		PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)		PR9812	10k(100212100214010)		PR9812	10k(100212100214010)		PR9812	10k(100212100214010)		PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)	

N18P


75W-			150w+			115W ~ 130W			75W ~ 90W		
	UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )		UP9026PQKI ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)		PR9801	250k(100212200014010)		PR9801	200k(100212200014010)		PR9801	200k(100212200014010)	
PR9817	357k(100212357014010)	475k(100212475014010)	PR9817	215k(10102-00571000)	287k(100212287014010)	PR9817	215k(10102-00571000)	287k(100212287014010)	PR9817	215k(10102-00571000)	287k(100212287014010)
PR9822	100k(100212100014010)		PR9822	200k(100212200014010)		PR9822	200k(100212200014010)		PR9822	200k(100212200014010)	
PR9814	327k(100212127014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)	PR9814	357k(100212357014010)	475k(100212475014010)
PR9805	75k(100212750214010)		PR9805	33k(100212330214010)		PR9805	33k(100212330214010)		PR9805	33k(100212330214010)	
PR9806	487k(100212487014010)	649k(100212649014010)	PR9806	431k(10102-00581000)		PR9806	431k(10102-00581000)		PR9806	431k(10102-00581000)	
PR9807	75k(100212750214010)		PR9807	33k(100212330214010)		PR9807	33k(100212330214010)		PR9807	33k(100212330214010)	
PR9808	487k(100212487014010)	649k(100212649014010)	PR9808	431k(10102-00581000)		PR9808	431k(10102-00581000)		PR9808	431k(10102-00581000)	
PR9811	243k(100212324314010)	243k(100212243314010)	PR9811	324k(100212324314010)		PR9811	324k(100212324314010)		PR9811	324k(100212324314010)	
PR9812	10k(100212100214010)		PR9812	10k(100212100214010)		PR9812	10k(100212100214010)		PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)		PR9834	90.9k(100212909214010)	



AC-IN Mode

C:CPU  
P:PCH  
S:PLT  
Power  
Signal


(+RTCBAT)+3VA\_RTC  
(AC\_BAT\_SYS)+3VA/+5VA  
(+3VA\_RTC)RTCRST#(PCH)  
(Power)AC\_IN\_OC#(EC)  
(EC)PS\_ON(+3VA\_EC)  
(PS\_ON)+3VA\_EC(EC)  
(3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)  
(EC)DPWROK\_EC(PCH)  
(+3VA\_DSW)PM\_BATLOW#(PCH)  
(PCH)PM\_SLP\_SUS#(EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)  
(EC)PM\_RSMRST#\_PCH(PCH)  
(PCH)SUSWARN#(EC)  
(EC)ME\_AC\_PRESENT\_PCH(PCH)  
(EC)PCH\_SUSACK#(PCH)  
(PWR\_Switch)PWR\_SW#(EC)  
(EC)PM\_PWRBTN#(PCH)  
(EC)SUSC\_EC#(Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC)SUSB\_EC#(Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(SUSB\_EC#)+1.0V\_VCCST,VCCPLL  
(SUSB\_EC#)+VCCIO,(+12VS)+VCCSTG  
(1.2V\_ON)+2.5V(2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO(VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU)DDR\_VTT\_CTRL(Power)  
(Power)1.2V\_PWRGD(AND)  
(Power)IMVP8\_PWRGD  
(AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)  
(EC)PM\_PWROK\_PCH(PCH)  
(PCH)CLK\_PCH\_BCLK(CPU)  
(PCH)H\_CPUPWRGD(CPU)  
  
(CPU)P\_SVID\_DATA\_X2(Power)  
(EC)PM\_SYSPWROK\_PCH(PCH)  
(PCH)PLT\_RST#(CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)  
(CPU)H\_THERMTRIP#(PCH)  
(PCH)DDR4\_DRAMRST#(Memory)  
  
+VCCGT



## CFL H Power Sequence (AC mode)

DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC) RTCRST# (PCH)  
Power (Power) AC\_IN\_OC# (EC)  
Signal (EC) PS\_ON (+3VA\_EC)  
(PS\_ON)+3VA\_EC (EC)  
(3VADSW\_ON)+3VA\_DSW (3VA\_DSW\_PWRGD)  
(EC) DPWROK\_EC (PCH)  
(+3VA\_DSW) PM\_BATLOW# (PCH)  
(PCH) PM\_SLP\_SUS# (EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM (1.0VSUS\_PWRGD)  
(EC) PM\_RSMRST#\_PCH (PCH)  
(PCH) SUSWARN# (EC)  
(EC) ME\_AC\_PRESENT\_PCH (PCH)  
(EC) PCH\_SUSACK# (PCH)  
(PWR\_Switch) PWR\_SW# (EC)  
(EC) PM\_PWRBTN# (PCH)  
(EC) SUSC\_EC# (Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC) SUSB\_EC# (Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST, VCCPLL (VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V (2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU (1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA (IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU) DDR\_VTT\_CTRL (Power)  
(Power) 1.2V\_PWRGD (AND)  
(Power) IMVP8\_PWRGD  
(AND) ALL\_SYSTEM\_PWRGD (CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
(EC) PM\_PWROK\_PCH (PCH)  
(PCH) CLK\_PCH\_BCLK (CPU)  
(PCH) H\_CPU\_PWRGD (CPU)  
(ALL\_SYSTEM\_PWRGD) P\_IMVP8\_EN\_10 (Power)  
(CPU) P\_SVID\_DATA\_X2 (Power)  
(EC) PM\_SYSPWROK\_PCH (PCH)  
(PCH) PLT\_RST# (CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE (IMVP8\_PWRGD)  
(CPU) H\_THERMTRIP# (PCH)  
(PCH) DDR4\_DRAMRST# (Memory)  
+VCCGT



CFL H Power Sequence  
(DC mode)





1. P.01-30 reference FA50500, P.11-104 reference GX502\_(WV39\_20180927C)  
2. Ref. connection\_WV79\_20180928a)  
20181004  
P.03  
P.07  
P.30 Copy FX5050DY P.30  
P.32 Modify Reset circuit  
P.34 Modify LAN connector  
P.35 Modify N-KEY I78291E to I78299E  
P.36 修改  
P.37 Modify Headphone\_Mic\_ESS  
P.39 Remove Mute control  
P.40 Modify circuit  
P.41 Modify circuit 4 喇叭, 0 ohm电阻  
P.43 Add Mic and HDR circuit  
P.48 Keep SL4802  
P.49 Modify circuit  
P.50


		Title : <a href="#">ASUS MAXIM Z60</a>	
Engineer :		EE	
Rev	Revision	GA401	Rev
01	Initial Release 4/2007	001	01

9. Card Reader: AD6435--02630002400 (Page42)


10. USB Charger IC: (Page52) Sillego SLG55584AVTR -- 06016-00040000  
MAXIM MAX14566AESTA+ -- 060016196011

11. USB3.0 Repeater IC: (Page67)  
Parade : P88710B -- 06053-00200000  
Maxim : MAX14972CTG+ -- 06053-00030000


## POWER GOOD DETECTOR

Delete P\_APU\_VDDSOC\_PGA\_10  
@20190626A

Remove AMD GPU PWRGD  
@20181009K




Power Good






EMI1 SPRING (4.7H) 13060-00570000\*1  
EMI2 SPRING (2.6H) \*3  
13NB0I50M01011

U6906 U6910 change to 13040-00440000(SMT Gasket H=2.5mm)  
@20190213A  
Modify @20181122A(EMI req.)




EMI request @20181026A





將U6904, U6908(改裸銅), U6905(改裸銅) 移除  
@20181122C


2017/04/05 EMI



2016/07/27 EMI



2016/11/09 EMI




<Core Design> 2017.05.02 EMI Reserve


## DC-IN Connector

DC Jack使用請詢用River\_Hsu

New 6 Phi 4 Pin DC\_Jack




## Battery Connector






**12017-00080400**

Note: Battery Connector 正確性與BAT1\_IN\_OC#是否預留!

		Title : BT_Blueetooth	
ASUSTeK COMPUTER		Engineer: EE	
Size C	Project Name GA401		Rev 1.0
Date: Tuesday, February 11, 2020		Sheet 61 of 104	

<Variant Name>


		<b>Title :</b> I/O board Audio/USB	
ASUSTeK COMPUTER		<b>Engineer:</b>	Wendell_Lo
Size	Project Name		Rev
C	GA401		1.0
Date:	Tuesday, February 11, 2020	Sheet	62 of 104




\*\* DWR Good



## GPU POWER SEQUENCE CONTROL



**\*\* I/O from IPC and APU**




For EMI



\*\*\* SINGAL  
From/ To APU

PCI EXPRESS\_Graphics  
REVERSED Type PCIE X16



## +PEX\_VDD




Table 5.11 GB4D-128 Package: Power Rail Filtering (Continued)

Rail (GPU Ball)	Balls	Voltage	Filtering under GPU	Filtering Near GPU
PEX_HVDD	14	1.8V	14 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)  ----- <u>Alternate solution:</u> 7 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 3 x 4.7uF (0603 X6S)	3 x 10uF (0805 X6S) 2 x 22uF (0805 X6S)
PEX_DVDD	6	1.0V	12 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)  ----- <u>Alternate solution:</u> 6 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 3 x 4.7uF (0603 X6S)	3 x 10uF (0805 X6S) 2 x 22uF (0805 X6S)

\*\*\* POWER



\*\*\* SINGAL

**MEMORY: GPU FB Partition A**





Table 15. N17/GB4C-128 and N18/GB4D-128 FB BOM Differences



FB Pin	What to do for N18/GB4D-128	What to do for N17/GB4C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 40.2 ohm	Pull down to 60.4 ohm

\*\*\* SINGAL

**MEMORY: GPU FB Partition B**



<b>Main Board</b>
-------------------



### \*\*\* 1V8 & 3V3 Power Control






Table 15. N17/GB4C-128 and N18/GB4D-128 FB BOM Differences


FB Pin	What to do for N18/GB4D-128	What to do for N17/GB4C-128
GPU_FB_VREF	Pull down to 49.9 ohm	Leave unconnected and floating
FB_CAL_TERM_GND	Pull down to 40.2 ohm	Pull down to 60.4 ohm

[illegible]

MEM\_VPP ○ MEM\_VPP  
From +IVE\_AGE [77]



\*\*\* SINGAL




		Project Name		No	
		G512LI		A	
Title : VRAM_Channel_A					
Size	Custom	Dept.:	ASUS SW COMPUTER	Engineer:	Gaming RD
Date:	Tuesday, February 11, 2020	Hour:	14	of	22


Title				Date			
<div style="text-align: center;">&lt;Title&gt;</div>				<div style="text-align: center;">&lt;Date&gt;</div>			
Doc		Document Number				Rev	
CustID		G8C2U				R	
Date		Tuesday, February 11, 2020		Sheet		74 of 123	



## Channel A



## Channel B



**For power sequence measurement**



GDOR6 VPP power +1.8V



FBVDDQ (GPU side) <sup>1</sup>	1.35V 1.5V	24 x 0.47uF (0201W X6S) 4 x 10uF (0603 X6S)	2 x 10uF (0603 X6S) <sup>2</sup> 5 x 22uF (0603 X6S)
----- <u>Alternate solution:</u> 12 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 4 x 10uF (0603 X6S)			

Table 8.12 DRAM-Side Decoupling


Decoupling Capacitors		Recommended Quantity and Placement (per DRAM device)	
Capacitance	Type, [Size] <sup>NOTE 1</sup>	Quantity	Placement
<b>VDD/VDDQ Rail</b>			
0.47 $\mu\text{F}$ <sup>NOTE 2</sup>	X6S [0201W]	36	Under or very close to DRAM
10 $\mu\text{F}$	X6S [0603]	4	
10 $\mu\text{F}$	X6S [0603]	2	Around DRAM
22 $\mu\text{F}$	X6S [0603]	6	
<b>VPP Rail</b>			
0.47 $\mu\text{F}$ <sup>NOTE 3</sup>	X6S [0201W]	4	Under or very close to DRAM
4.7 $\mu\text{F}$	X6S [0603]	1	

## \*\*\* POWER


+PEX\_VDD

+PEX\_VDD


## \*\*\* SINGAL




## DP (Type-C)



## EDP(4Lane Panel)







## HDMI &amp; DP



IFPB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X6S, one per ball)	1 x 4.7uF (0603 X6S)
IFPCD_PLLVDD	1			1 x 22uF (0805 X6S)
IFPE_PLLVDD	1		Alternate solution: 3 x 1uF (0402 or 0201W, X6S, one per ball)	1 x 30Ω bead (0603 max ESR 0.01 Ω)
IFP_I0VDD	6	1.0V	6 x 0.47uF (0201W X6S)	6 x 0.47uF (0201W X6S) 3 x 4.7uF (0603 X6S)
			Alternate solution: 6 x 1uF (0402 or 0201W, X6S)	Alternate solution: 3 x 1uF (0402 or 0201W, X6S) <sup>3</sup> 3 x 4.7uF (0603, X6S)


# +3VA\_DSW / +5VSUS [System Power]



請 check 這份線路 +12VSUS total 並聯對地電阻不得小於10kOhm



Adaptor Mode (IMVP8)						
	S0	CS	S3	D03	S4	S5 with USB Charger*
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	0	0
SUSC_ECP	1	-	1	-	0	0
SUSB_ECP	1	-	0	-	0	0

Battery Mode (IMVP8)						
	S0	CS	S3	D03	S4	S5 with USB Charger*
PS_ON	1	-	1	-	1	1
3VADSW_ON	1	-	1	-	0	0
5VSUS_ON	1	-	1	-	0	0
5VSUS_ON	1	-	1	-	1	1
1.35V_ON	1	-	1	-	1	0
SUSC_ECP	1	-	1	-	0	0
SUSB_ECP	1	-	1	-	0	0




Address	Sa7E	Sa7C	Sa7A	Sa7B	Sa7D	Sa7F	Sa7G	Sa7H
PBR001	10%	1.5%	2%	3.4%	3.9%	6.3%	7.1%	8%
PBR002	10%	1.5%	2%	3.4%	3.9%	6.3%	7.1%	8%

Register Address							
Address	bit5	bit4	bit3	bit2	bit1	bit0	bit0
R/W	W	W	W		R	R	R
Function	Temp. alert threshold setting			Frozen temp. data			bit 4 = 0 bit 3 = 0 bit 2 = 0 When ALERTW occurs




S	$\overline{\text{OE}}$	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D

[illegible][illegible]



The circuit diagram shows a power MOSFET amplifier stage. The input signal, labeled "P\_04H\_AUDIO\_IN", enters through a red box containing a gain factor of "x 1". This signal passes through a coupling capacitor, indicated by a blue circle with a diagonal line, to the gate of the MOSFET. The MOSFET's source is connected to ground via a resistor labeled "METRIMON G 680KΩ". The drain is connected to a supply rail labeled "AEL\_DRAIN" through a load resistor labeled "P04H\_LOAD 100Ω". A feedback path from the drain to the gate consists of two resistors in series: "P04H\_FEEDBACK 100k" and "P04H\_FEEDBACK 10k". The output of the amplifier is taken from the drain terminal, which is also connected to a speaker symbol labeled "P04H\_SPEAKER".

[illegible]

+NVVDD [For DGPU]




# Charger ISL9238 (NVDC)



For power state S5, wake-up EC by PD plug-in AC\_IN\_DCP

Type C 電壓偵測後從AC\_IN\_DCP喚醒EC  
(高壓E線後EC線Pull-High)



## ILMT for OCP


ILMT State	OCP
0	4A
Floating	6A
1	8A

PT970\* 請放置 PU9701旁;並請放置Trace上!



P\_PEX\_VDD\_LX\_30

[70] PEXVDD\_PWR\_EN

VREF=0.6V



&lt;Variant Name&gt;



for N18x

[illegible][illegible]

GPI0 Number	GPI0 Name	I/O	Functional Description	I/O Termination
GPI00	INVD0_PWM_VID	O	PWM Output to control INVD0	No Pz/PD
GPI01	GCG_GCA_FB_EN	I/O	FB Enable for GCG-2.1	10K pull-down
GPI0 Number	GPI0 Name	I/O	Functional Description	I/O Termination
GPI02	GCG_GPU_EVENT	I/O	GPU wake signal for GCG-2.1	10K pull up to VIN_A0, unless driven actively.
GPI03	UNUSED			
GPI04	GCG_VBE_MAIN_EN	I	GPU power sequencing, for GCG-2.1	10K pull up to VIN_A0
GPI05	FRAME_LOCK*	O	Active low Frame Lock	10K pull-up to VIN_A0
GPI06	INVD0_FSI*		Phase Shedding near Section 1.5.7.2	10K pull-up to VIN_A0, to enable multiple phases
GPI07	LCD_BL_PWM	O	LCD Panel Backlight enable	10K pull-down
GPI08	HEM_VID_CTL	O	Remotely voltage control to the FTD0	Pull up/pull-down to the FTD0, or power-voltage
GPI09	THERM_ALERT*	I/O	Active Low Thermal Alert	Open Drain 10K pull up to VIN_A0
GPI010	HEM_VBE_CTL	O	Memory VBE Control	10K pull-down
GPI011	LCD_VDD	O	PDMA Power enable	100K pull-down
GPI012	PWR_LEVEL	I	AC power detect or power supply overload input	10K Pull Up
GPI013	UNUSED			
GPI014	HPD_PP_A*	I	Hot Plug Detect for HPDA	10K Pull Up to VIN_A0
GPI015	HPD_PP_B*	I	Hot Plug	10K Pull Up to VIN_A0
GPI016	UNUSED			
GPI017	HPD_PP_C*	I	Hot Plug Detect for HPDC	10K Pull Up to VIN_A0
GPI018	HPD_PP_E*	I	Hot Plug Detect for HPDE	10K Pull Up to VIN_A0
GPI019	UNUSED			

GPIO20	GC6_N, GC6_P		I/O	10K Pull Down
GPIO21	LCD_BLEN	O	LCD Panel Backlight enable	100K Pull Down
GPIO22	INA771_I / ADC_MUX_SEL			2.2K Pull Up See circuit
GPIO23	Reserved			100K Pull Down
GPIO24	Reserved	I		
GPIO25	FWDDO_P5*			Pull Up with series resistor depending on pin topology
GPIO26	FP_FUSE			10K Pull Down
GPIO27	HPD_FIFC*	I	Hotplug detect for HPC	10K Pull Up to 1.05V <sub>DD</sub>